

CY62167EV30 MoBL[®] 16-Mbit (1 M \times 16 / 2 M \times 8) Static RAM

Features

- TSOP I package configurable as 1 M × 16 or 2 M × 8 SRAM
- Very high speed: 45 ns
- Temperature ranges □ Industrial: -40 °C to +85 °C □ Automotive-A: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Ultra-low standby power Typical standby current: 1.5 μA I Maximum standby current: 12 μA
- Ultra-low active power □ Typical active current: 2.2 mA at f = 1 MHz
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} Features
- Automatic power-down when deselected
- CMOS for optimum speed and power
- Offered in Pb-free 48-ball VFBGA and 48-pin TSOP I packages

Functional Description


The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This

device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing More Battery Life™ (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby mode when deselected (CE₁ HIGH or CE₂ LOW or both BHE and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: the device is deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (\overline{CE}_1 LOW, CE₂ HIGH and WE LOW).

To write to the device, take Chip Enables (CE1 LOW and CE2 HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A0 through A19). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins $(A_0 \text{ through } A_{19})$.

To read from the device, take <u>Chip</u> Enables (\overline{CE}_1 LOW and CE_2 HIGH) and Output Enable (\overline{OE}) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See Truth Table on page 12 for a complete description of read and write modes.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05446 Rev. *L

198 Champion Court

San Jose, CA 95134-1709



CY62167EV30 MoBL[®]

Contents

| Pin Configuration | |
|--------------------------------|---|
| Product Portfolio | |
| Maximum Ratings | 4 |
| Operating Range | |
| Electrical Characteristics | |
| Capacitance | |
| Thermal Resistance | |
| AC Test Loads and Waveforms | |
| Data Retention Characteristics | - |
| Data Retention Waveform | |
| Switching Characteristics | |
| Switching Waveforms | |
| Truth Table | |
| | |

| Ordering Information | 13 |
|---|----|
| Ordering Code Definitions | 13 |
| Package Diagrams | |
| Acronyms | 16 |
| Document Conventions | 16 |
| Units of Measure | 16 |
| Document History Page | 17 |
| Sales, Solutions, and Legal Information | 19 |
| Worldwide Sales and Design Support | 19 |
| Products | 19 |
| PSoC Solutions | 19 |





Pin Configuration

Figure 1. 48-ball VFBGA (6 × 8 × 1mm) Top View ^[1, 2]




Figure 2. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Top View ^[2, 3]

| A15 1 | 18 110 |
|---------------------------------|---|
| | 48 = <u>A16</u> 47 = BYTE |
| A14 👝 2 A13 👝 3 | 46 U Vss |
| A12 - 4 | 40 VSS 45 VO15/000 |
| A11 = 5 | 45 = I/O15/A20 44 = I/O7 |
| A10 = 6 | |
| | |
| A9 E 7 A8 E 8 | 42 = 1/06 |
| A0 H 0 A19 H 9 | |
| | |
| | 39 = I/O12 |
| | 38 = 1/04 |
| CE ₂ 12 NC 13 | 37 – Vcc |
| | 36 = 1/011 |
| | 35 🗖 1/03 |
| BLE = 15 | 34 = I/O10 |
| A18 = 16 | 33 🗖 I/O2 |
| | 32 = 1/09 |
| A7 = 18 | 31 = 1/01 |
| A6 = 19 | 30 = 1/08 |
| A5 = 20 | 29 = <u>1/0</u> 0 |
| A4 🗖 21 | 28 🗖 OE |
| A3 = 22 | 27 = <u>Vss</u> 26 = CE ₁ |
| A2 🗖 23 | 26 C E ₁ |
| A1 24 | 25 – A0 |

Product Portfolio

| | | | | | Power Dissipation | | | | | | |
|---------------|---------------------------|-----|---------------------------|-----|-------------------|--------------------------------|-----|---------------------------|--------------------------|---------------------------|-----|
| Product | Product Range | | V _{CC} Range (V) | | Speed | Operating I _{CC} (mA) | | 4) | Standby I _{SB2} | | |
| Floadet | | | | | (ns) | f = 1 | MHz | f = f | max | (μ. | Ă) |
| | | Min | Typ ^[4] | Max | | Typ ^[4] | Мах | Typ ^[4] | Max | Typ ^[4] | Max |
| CY62167EV30LL | Industrial / Automotive-A | 2.2 | 3.0 | 3.6 | 45 | 2.2 | 4.0 | 25 | 30 | 1.5 | 12 |

Notes

2. NC pins are not connected on the die.

3. The BYTE pin in the <u>48-pin</u> TSOP I package has to be tied to V_{CC} to use the device as a 1<u>M x 16 S</u>RAM. The 48-pin TSOP I package can also be used as a 2 M x 8 SRAM by tying the BYTE signal to V_{SC} . In the 2 M x 8 configuration, Pin 45 is A20, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used. 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C.

^{1.} Ball H6 for the VFBGA package can be used to upgrade to a 32M density.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature65 °C to + 150 °C |
|---|
| Ambient temperature with power applied55 °C to + 125 °C |
| Supply voltage to ground potential0.3 V to 3.9 V (V _{CC(max)} + 0.3 V) |
| DC voltage applied to outputs in High Z state $^{[5, 6]}$ 0.3 V to 3.9 V (V _{CC(max)} + 0.3 V) |

| DC input voltage ^[5, 6] –0.3 V to 3.9 V (V _{CC(max)} + 0.3 V) |
|---|
| Output current into outputs (LOW) |
| Static discharge voltage (MIL-STD-883, Method 3015) >2001 V |
| Latch-up current>200 mA |

Operating Range

| Device | Range | Ambient Temperature | V_{CC} ^[7] |
|---------------|------------------------------|------------------------|--------------------------------------|
| CY62167EV30LL | Industrial / Automotive-A | –40 °C to +85 °C | 2.2 V to 3.6 V |

Electrical Characteristics

Over the Operating Range

| Parameter Description | | Test Conditions | | 45 ns (Ind | Unit | | |
|----------------------------------|---|--|---|------------|---------------------------|-------------------------|------|
| Parameter | Description | lest Co | onations | Min | Typ ^[8] | Max | Unit |
| V _{OH} | Output HIGH voltage | 2.2 <u>≤</u> V _{CC} <u>≤</u> 2.7 | I _{OH} = -0.1 mA | 2.0 | _ | - | V |
| | | 2.7 <u><</u> V _{CC} <u><</u> 3.6 | I _{OH} = -1.0 mA | 2.4 | - | - | V |
| V _{OL} | Output LOW voltage | 2.2 <u>≤</u> V _{CC} <u>≤</u> 2.7 | I _{OL} = 0.1 mA | - | - | 0.4 | V |
| | | 2.7 <u><</u> V _{CC} <u><</u> 3.6 | I _{OL} = 2.1 mA | - | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | 2.2 <u>≤</u> V _{CC} <u>≤</u> 2.7 | | 1.8 | - | V _{CC} + 0.3 V | V |
| | | 2.7 <u><</u> V _{CC} <u><</u> 3.6 | | 2.2 | _ | V _{CC} + 0.3 V | V |
| V _{IL} | Input LOW voltage | 2.2 <u><</u> V _{CC} <u><</u> 2.7 | | -0.3 | _ | 0.6 | V |
| | | 2.7 <u><</u> V _{CC} <u><</u> 3.6 | For VFBGA package | -0.3 | - | 0.8 | V |
| | | | For TSOP I package | -0.3 | _ | 0.7 ^[9] | V |
| I _{IX} | Input leakage current | $GND \le V_I \le V_{CC}$ | | -1 | _ | +1 | μΑ |
| I _{OZ} | Output leakage current | $GND \leq V_0 \leq V_{CC}, C$ | Dutput disabled | -1 | - | +1 | μΑ |
| I _{CC} | V _{CC} operating supply current | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CC(max)}$ | - | 25 | 30 | mA |
| | | f = 1 MHz | I _{OUT} = 0 mÅ CMOS levels | - | 2.2 | 4.0 | mA |
| I _{SB1} ^[10] | Automatic power down current—CMOS inputs | $\begin{array}{l} C\overline{E}_1 \geq V_{CC} - \underline{0.2} \ V \ \text{or} \ C\overline{E}_2 \leq 0.2 \ V \\ \text{or} \ (BHE \ \text{and} \ BLE) \geq V_{CC} - 0.2 \ V, \\ V_{IN} \geq V_{CC} - 0.2 \ V, \ V_{IN} \leq 0.2 \ V, \\ f = f_{max} \ (address \ and \ data \ only), \\ f = 0 \ (OE, \ and \ WE), \ V_{CC} = V_{CC(max)} \end{array}$ | | - | 1.5 | 12 | μΑ |
| I _{SB2} ^[10] | Automatic power down current—CMOS inputs | $\label{eq:constraint} \hline \hline \hline \frac{\overline{CE1} \ge V_{CC} - 0.2V}{(BHE and BLE) \ge V} \\ V_{IN} \ge V_{CC} - 0.2 V \\ f = 0, V_{CC} = V_{CC(max)} \\ \hline $ | or CE2 \leq 0.2 V or $V_{CC} - 0.2$ V, or V _{IN} \leq 0.2 V, | - | 1.5 | 12 | μΑ |

Notes

- S. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IL(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 7. Full Device AC operation assumes a 100 µs ramp time from 0 to V_{CC(min)} and 200 µs wait time after V_{CC} stabilization.
 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 9. Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V. This is applicable to TSOP I package only.
- 10. Chip enables (CE1 and CE2), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB1}/I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance


| Parameter [11] | Description | Test Conditions | Max | Unit |
|------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |


Thermal Resistance

| Parameter [11] | Description | Test Conditions | 48-ball VFBGA (6 x 8 x 1mm) | 48-pin TSOP I | Unit |
|-----------------|--|---|--------------------------------|---------------|------|
| Θ_{JA} | | Still air, soldered on a 3 \times 4.5 inch, two-layer printed circuit board | 55 | 60 | °C/W |
| Θ ^{JC} | Thermal resistance (Junction to case) | | 16 | 4.3 | °C/W |

AC Test Loads and Waveforms







Equivalent to: THÉVENIN EQUIVALENT

| | ∩TH | |
|----------|----------|-----|
| OUTPUT • | <u> </u> | • ∨ |

| Parameters | 2.2 V to 2.7 V | 2.7 V to 3.6 V | Unit |
|-----------------|----------------|----------------|------|
| R1 | 16667 | 1103 | Ω |
| R2 | 15385 | 1554 | Ω |
| R _{TH} | 8000 | 645 | Ω |
| V _{TH} | 1.20 | 1.75 | V |

Note 11. Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditi | Min | Typ ^[12] | Max | Unit | | |
|-----------------------------------|--------------------------------------|--|--------------|----------------------------|-----|------|----|----|
| V _{DR} | V _{CC} for data retention | | | | 1.5 | - | - | V |
| I _{CCDR} ^[13] | Data retention current | $ \begin{array}{l} \underline{V_{CC}} = 1.5 \ V \ \text{to} \ 3.0 \ \text{V}, \\ \hline \underline{CE_1} \geq V_{CC} - 0.2 \ \text{V} \ \text{or} \ CE_2 \leq 0.2 \ \text{V} \ \text{or} \\ \hline (\text{BHE and BLE}) \geq V_{CC} - 0.2 \ \text{V}, \\ \hline V_{\text{IN}} \geq V_{CC} - 0.2 \ \text{V} \ \text{or} \ V_{\text{IN}} \leq 0.2 \ \text{V} \end{array} $ | Industrial | 48-pin TSOP I | _ | - | 8 | μΑ |
| | | $V_{CC} = 1.5 \text{ V}, \overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V or}$ $CE_{2} \le 0.2 \text{ V or}$ | Industrial | Other packages | - | - | 10 | μA |
| | | (BHE and BLE) ≥ V_{CC} – 0.2 V, $V_{IN} \ge V_{CC}$ – 0.2 V or $V_{IN} \le$ 0.2 V | Automotive-A | All packages | - | _ | 10 | μΑ |
| t _{CDR} ^[14] | Chip deselect to data retention time | | | | 0 | - | - | - |
| t _R ^[15] | Operation recovery time | | | | 45 | - | - | ns |

Data Retention Waveform



Notes

- 12. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25 \,^{\circ}C$. 13. Chip enables (\overline{CE}_1 and \overline{CE}_2), byte enables (\overline{BHE} and \overline{BLE}) and \overline{BYTE} must be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating. 14. Tested initially and after any design or process changes that may affect these parameters.

^{15.} Full device operation requires linear V_{CC} ram from V_{DR} to V_{CC(min)} \geq 100 µs or stable at V_{CC(min)} \geq 100 µs. 16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both $\overline{\text{BHE}}$ and $\overline{\text{BLE}}$.



Switching Characteristics

| Parameter [17, 18] | Description | 45 ns (In Autom | dustrial / otive-A) | Unit |
|----------------------------|---|--------------------|------------------------|----------|
| | | Min | Max | |
| READ CYCLE | | | • | <u> </u> |
| t _{RC} | Read cycle time | 45 | - | ns |
| t _{AA} | Address to data valid | - | 45 | ns |
| t _{OHA} | Data hold from address change | 10 | - | ns |
| t _{ACE} | \overline{CE}_1 LOW and CE_2 HIGH to data valid | - | 45 | ns |
| t _{DOE} | OE LOW to data valid | - | 22 | ns |
| t _{LZOE} | OE LOW to Low Z ^[19] | 5 | - | ns |
| t _{HZOE} | OE HIGH to High Z ^[19, 20] | - | 18 | ns |
| t _{LZCE} | \overline{CE}_1 LOW and CE_2 HIGH to Low Z ^[19] | 10 | - | ns |
| t _{HZCE} | \overline{CE}_1 HIGH and CE_2 LOW to High Z ^[19, 20] | - | 18 | ns |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power-up | 0 | - | ns |
| t _{PD} | \overline{CE}_1 HIGH and CE_2 LOW to power-down | - | 45 | ns |
| t _{DBE} | BLE / BHE LOW to data valid | - | 45 | ns |
| t _{LZBE} | BLE / BHE LOW to Low Z ^[19] | 10 | - | ns |
| t _{HZBE} | BLE / BHE HIGH to High Z ^[19, 20] | - | 18 | ns |
| WRITE CYCLE ^{[21} |] | | | |
| t _{WC} | Write cycle time | 45 | - | ns |
| t _{SCE} | \overline{CE}_1 LOW and CE_2 HIGH to write end | 35 | - | ns |
| t _{AW} | Address setup to write end | 35 | - | ns |
| t _{HA} | Address hold from write end | 0 | - | ns |
| t _{SA} | Address setup to write start | 0 | - | ns |
| t _{PWE} | WE pulse width | 35 | - | ns |
| t _{BW} | BLE / BHE LOW to write end | 35 | - | ns |
| t _{SD} | Data setup to write end | 25 | _ | ns |
| t _{HD} | Data hold from write end | 0 | - | ns |
| t _{HZWE} | WE LOW to High Z ^[19, 20] | - | 18 | ns |
| t _{LZWE} | WE HIGH to Low Z ^[19] | 10 | - | ns |

Notes

19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZBE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any device.
 20. t_{HZCE}, t_{HZEE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
 21. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{17.} Test conditions for all parameters other than tri-state parameters assume signal transition time of 1 V/ns, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in Figure 3 on page 5. 18. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) ^[22, 23]





Figure 6. Read Cycle No. 2 (OE Controlled) ^[23, 24]



Notes

22. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.

23. WE is HIGH for read cycle. 24. Address valid before or similar to \overline{CE}_1 , \overline{BHE} , \overline{BLE} transition LOW and CE_2 transition HIGH.



Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 (WE Controlled) ^[25, 26, 27]

Notes

- 25. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or $both = V_{IL}$, and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 26. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 27. If \overline{CE}_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
- 28. During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)




Figure 8. Write Cycle No. 2 (\overline{CE}_1 or CE_2 Controlled) ^[29, 30]

Notes

31. During this period the I/Os are in output state. Do not apply input signals.

^{29.} The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} or \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write. 30. If \overline{CE}_1 goes HIGH and \overline{CE}_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.



Switching Waveforms (continued)




Figure 9. Write Cycle No. 3 ($\overline{\text{WE}}$ controlled, $\overline{\text{OE}}$ LOW) [32]

Notes 32. If CE_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 33. During this period the I/Os are in output state. Do not apply input signals.





Truth Table

| CE ₁ | CE ₂ | WE | OE | BHE | BLE | Inputs/Outputs | Mode | Power |
|-------------------|-------------------|----|----|-------------------|-------------------|--|---------------------|----------------------------|
| Н | X ^[34] | Х | Х | X ^[34] | X ^[34] | High Z | Deselect/Power-down | Standby (I _{SB}) |
| X ^[34] | L | Х | Х | X ^[34] | X ^[34] | High Z | Deselect/Power-down | Standby (I _{SB}) |
| X ^[34] | X ^[34] | Х | Х | Н | Н | High Z | Deselect/Power-down | Standby (I _{SB}) |
| L | Н | Н | L | L | L | Data Out (I/O ₀ -I/O ₁₅) | Read | Active (I _{CC}) |
| L | Η | т | L | Н | L | Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | L | L | Н | High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅) | Read | Active (I _{CC}) |
| L | Н | Н | Н | L | Н | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | Н | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | Н | Н | L | L | High Z | Output disabled | Active (I _{CC}) |
| L | Н | L | Х | L | L | Data In (I/O ₀ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | Н | L | Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |
| L | Н | L | Х | L | Н | High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅) | Write | Active (I _{CC}) |


Note 34. The 'X' (Don't care) state for the chip enables and Byte enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.



Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|----------------------|--------------------|---|--------------------|
| 45 | CY62167EV30LL-45BVI | 51-85150 | 48-ball VFBGA (6 × 8 × 1 mm), Package Code: BV48 | Industrial |
| | CY62167EV30LL-45BVXI | 51-85150 | 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48 | |
| | CY62167EV30LL-45ZXI | 51-85183 | 48-pin TSOP I (Pb-free) | |
| | CY62167EV30LL-45BVXA | 51-85150 | 48-ball VFBGA (6 × 8 × 1 mm) (Pb-free), Package Code: BZ48 | Automotive-A |
| | CY62167EV30LL-45ZXA | 51-85183 | 48-pin TSOP I (Pb-free) | 1 |


Ordering Code Definitions






Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48 (Non Pb-free) / BZ48 (Pb-free) Package Outline, 51-85150






51-85150 *G



Package Diagrams

Figure 12. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183



51-85183 *C





Acronyms

| Acronym | Description |
|---------|---|
| BHE | byte high enable |
| BLE | byte low enable |
| CE | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| TSOP | thin small outline package |
| VFBGA | very fine-pitch ball grid array |
| WE | write enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | megahertz |
| μA | microampere |
| μS | microsecond |
| mA | milliampere |
| mm | millimeter |
| ns | nanosecond |
| Ω | ohm |
| % | percent |
| pF | picofarad |
| V | volt |
| W | watt |



Document History Page

| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change |
|------|---------|--------------------|--------------------|--|
| ** | 202600 | AJU | 01/23/2004 | New Data Sheet |
| *A | 463674 | NXR | See ECN | Converted from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the $I_{SB2(Typ)}$ value from 1.3 μ A to 1.5 μ A Changed the $I_{CC(Max)}$ value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 μ s to 200 μ s Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μ s to tRC ns Changed to _{HA} , t_{LZCE} , t_{LZBE} , and t_{LZWE} from 6 ns to 10 ns Changed t_{LZOE} from 3 ns to 5 ns. Changed t_{LZOE} , t_{HZCE} , t_{HZBE} , and t_{HZWE} from 15 ns to 18 ns Changed t_{SCE} , t_{AVV} , and t_{BW} from 40 ns to 35 ns Changed t_{SD} from 20 ns to 25 ns Updated 48-ball FBGA Package Information. Updated the Ordering Information table |
| *B | 469169 | NSI | See ECN | Minor Change: Moved to external web |
| *C | 1130323 | VKN | See ECN | Converted from preliminary to final Changed I _{CC} max spec from 2.8 mA to 4.0 mA for f = 1MHz Changed I _{CC} typ spec from 22 mA to 25 mA for f = f _{max} Changed I _{CC} max spec from 25 mA to 30 mA for f = f _{max} Added V _{IL} spec for TSOP I package and footnote# 9 Added footnote# 10 related to I _{SB2} and I _{CCDR} Changed I _{SB1} and I _{SB2} spec from 8.5 μ A to 12 μ A Changed I _{CCDR} spec from 8 μ A to 10 μ A Added footnote# 15 related to AC timing parameters |
| *D | 1323984 | VKN / AESA | See ECN | Modified I _{CCDR} spec for TSOP I package Added 48-ball VFBGA (6 × 7 × 1mm) package Added footnote# 1 related to VFBGA (6 × 7 × 1mm) package Updated Ordering Information table |
| *E | 2678799 | VKN / PYRS | 03/25/2009 | Added Automotive-A information |
| *F | 2720234 | VKN / AESA | 06/17/2009 | Included -45BVXA part in the Ordering information table |
| *G | 2880574 | VKN | 02/18/2010 | Modified I _{CCDR} spec from 8 μA to 10 μA for Auto-A grade. Added Contents. Updated all package diagrams. Updated links in Sales, Solutions, and Legal Information. |
| *H | 2934396 | VKN | 06/03/10 | Added footnote #25 related to chip enable. Updated template. |
| * | 3006301 | RAME | 08/12/2010 | Included \overrightarrow{BHE} and \overrightarrow{BLE} in I_{SB1} , I_{SB2} , and I_{CCDR} test conditions to reflect By power down feature. Removed 48-ball VFBGA (6 × 7 × 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template. |



Document History Page (continued)

| | Document Title: CY62167EV30 MoBL [®] , 16-Mbit (1 M × 16 / 2 M × 8) Static RAM Document Number: 38-05446 | | | | | |
|------|--|--------------------|--------------------|---|--|--|
| Rev. | ECN No. | Orig. of Change | Submission Date | Description of Change | | |
| *J | 3295175 | RAME | 06/29/2011 | Updated Package Diagrams. Added Document Conventions. Removed reference to AN1064 SRAM system guidelines. Added I _{SB1} to footnotes 10 and 13. Added byte enables to footnote 34 and referenced to Truth table. | | |
| *K | 3411301 | TAVA | 10/17/2011 | Updated Switching Waveforms. Updated Package Diagrams. Updated in new template. | | |
| *L | 3667939 | TAVA | 07/09/2012 | Updated Ordering Information (No change in part numbers, updated details in Package Type column only). Updated Package Diagrams (Spec 51-85150 (Updated figure caption only, no change in revision)). | | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Automotive | cypress.com/go/automotive |
|--------------------------|---------------------------|
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05446 Rev. *L

Revised July 9, 2012

Page 19 of 19

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.